Exploring the Cache Design Space in a Multithreaded Processor
نویسندگان
چکیده
Multithreading can be used to hide latency in a non-blocking cache architecture. By switching execution form one thread to another, the CPU can perform useful work, while waiting for pending requests to be processed by the main memory. This frequent context switching however, produces a very irregular memory referencing pattern. In this paper we examine the effects of associativity and block size on cache performance in such a hostile environment. We find that for associativity equal to the number of threads, the cache produces very low miss rate even for small sizes, which helps improve the performance of the processor. By increasing the block size to more than 32 bytes, although the miss rate is reduced, the processor performance degrades with a given memory bandwidth.
منابع مشابه
Simultaneous Multithreading: Maximizing On-Chip Parallelism - Computer Architecture, 1995. Proceedings., 22nd Annual International Symposium on
This paper examines simultaneous multithreading, a technique permitting several independent threads to issue instructions to a superscalar's multiple functional units in a single cycle. We present several models of simultaneous multithreading and compare them with altemative organizations: a wide superscalar, a fine-grain multithreaded processor, and single-chip, multiple-issue multiprocessing ...
متن کاملTowards Reconfigurable Cache Memory for a Multithreaded Processor
Recently reconfigurable devices such as FPGA have improved performance (gate speed and the number of gates) and reconfiguration time. Today , a reconfigurable device can integrate a large-scale processor and complex hard-wired logic. System designers found that they need a high-performance processor for their reconfigurable device based systems. To improve processor performance , a multithreade...
متن کاملSimulation Study of Multithreaded Virtual Processor
This paper proposes the Multithreaded Virtual Processor (MVP) architecture model as a means of integrating the multithreaded programming paradigm and a modern superscalar processor with support for fast context switching and thread scheduling. In order to validate our idea, a simulator was developed using a POSIX compliant Pthreads package and a generic superscalar simulator called SimpleScalar...
متن کاملExploring cache performance in multithreaded processors
Multithreading is a well known technique to hide latency in a nonblocking cache architecture. By switching execution from one thread to another, the CPU can perform useful work, while waiting for pending requests to be processed by the main memory. In this paper we examine the effects of varying the associativity and block size on cache performance in a reduced locality of reference environment...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2007